• Save Job
  • 3 - 3 Years
  • Posted : above 1 month

Job Description:

This is an entry level position in Solution Validation The primary role is to create tests that exercise the defined SVG Solutions like MDV and Functional Safety Additional roles are to validate SVG-wide language interoperability like SV and LP, as well as, validate Design and Verification flows across SVG tools A Bachelors degree in Electronics Engineering or Computers Science is required Candidates are expected to have a background in System Verilog RTL design and Verification Knowledge of UVM driven verification and Low-power verification of designs is a plus Scripting in PERL or Python, as well as, shell or Tcl Scripting is required Good written and verbal skills are required for this role Candidates will have to work with multiple teams in multiple time zones We re doing work that matters Help us solve what others can t,

Profile Summary:

Employment Type : Full Time
Industry : IT - Software
Salary : 300000-600000 P/A
Deadline : 13th Nov 2019

Key Skills:

Company Profile:

Cadence Design
Cadence serves your education needs in Asia Pacific from six regional training centers. Or if you prefer training at your location, we also offer onsite training programs that provide the same high-quality training experience and materials as our Cadence centers.

Taking these free online tutorials can help you get your next job

People who search this job also searched for the following Keywords

Salary trends based on over 1 crore profiles

View Salaries

All rights reserved © 2018 Wisdom IT Services India Pvt. Ltd DMCA.com Protection Status